CLVC1G175BMDBVREP

Texas Instruments
595-CLVC1G175BMDBVRE
CLVC1G175BMDBVREP

Mfr.:

Description:
Flip-Flops Enhanced Product Sin gle D-Type Flip-Flop

Lifecycle:
New Product:
New from this manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

Availability

Stock:
Non-Stocked
Factory Lead Time:
18 Weeks Estimated factory production time.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 3000)

Pricing (EUR)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
2,24 € 2,24 €
1,67 € 16,70 €
1,52 € 38,00 €
1,37 € 137,00 €
1,29 € 322,50 €
Full Reel (Order in multiples of 3000)
1,08 € 3.240,00 €
† A MouseReel™ fee of 5,00 € will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable.

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Flip-Flops
RoHS:  
D-Type
1 Circuit
Push-Pull
SOT-23-6
CMOS
93.2 ns
- 32 mA
32 mA
1.1 V
5.5 V
SMD/SMT
- 65 C
+ 150 C
Reel
Cut Tape
MouseReel
Brand: Texas Instruments
Maximum Clock Frequency: 381 MHz
Moisture Sensitive: Yes
Number of Input Lines: 3 Input
Number of Output Lines: 1 Output
Product Type: Flip Flops
Series: SN74LVC1G175B-EP
Factory Pack Quantity: 3000
Subcategory: Logic ICs
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

Compliance Codes
TARIC:
8542319000
Origin Classifications
Country of Origin:
Philippines
Assembly Country of Origin:
Not available
Country of Diffusion:
Not available
The country is subject to change at the time of shipment.

SN74LVC1G175B-EP D-Type Flip-Flop Enhanced Product

Texas Instruments SN74LVC1G175B-EP Single D-Type Flip-Flop Enhanced Product offers an asynchronous clear (CLR) input. When CLR is HIGH, data from the input pin (D) transfers to the output pin (Q) on the rising edge of the clock (CLK). When CLR is LOW, the Q is forced into the LOW state, regardless of the clock edge or data on D.