LMK04208NKDR

Texas Instruments
595-LMK04208NKDR
LMK04208NKDR

Mfr.:

Description:
Clock Synthesizer/Jitter Cleaner Ultra low-noise cloc k jitter cleaner wi A 595-LMK04208NKDT

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

Availability

Stock:
Non-Stocked
Factory Lead Time:
18 Weeks Estimated factory production time.
Minimum: 2000   Multiples: 2000
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:
This Product Ships FREE

Pricing (EUR)

Qty. Unit Price
Ext. Price
Full Reel (Order in multiples of 2000)
7,68 € 15.360,00 €

Alternative Packaging

Mfr. Part No.:
Packaging:
Reel, Cut Tape, MouseReel
Availability:
In Stock
Price:
14,59 €
Min:
1

Similar Product

Texas Instruments LMK04208NKDT
Texas Instruments
Clock Synthesizer/Jitter Cleaner Ultra low-noise cloc k jitter cleaner wi A 595-LMK04208NKDR

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Clock Synthesizer/Jitter Cleaner
RoHS:  
3.072 GHz
WQFN-64
- 40 C
+ 85 C
LMK04208
Reel
Brand: Texas Instruments
Moisture Sensitive: Yes
Product Type: Clock Synthesizers / Jitter Cleaners
Factory Pack Quantity: 2000
Subcategory: Clock & Timer ICs
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

TARIC:
8542399000
CNHTS:
8542319000
CAHTS:
8542390000
USHTS:
8542390020
JPHTS:
854239099
MXHTS:
8542399901
ECCN:
EAR99

LMK04208 Ultra Low Noise Clock Jitter Cleaner

Texas Instruments LMK04208 Ultra Low Noise Clock Jitter Cleaner is a high-performance clock conditioner with superior clock jitter cleaning, generation, and distribution. This device includes advanced features to meet next generation system requirements. The dual loop PLLatinum™ architecture is capable of 111fs, RMS jitter (12kHz to 20MHz) using a low-noise VCXO module or sub-200fs rms jitter (12kHz to 20MHz) using a low cost external crystal and varactor diode. The dual loop architecture consists of two high-performance phase-locked loops (PLL), a low-noise crystal oscillator circuit, and a high-performance voltage controlled oscillator (VCO). The first PLL (PLL1) provides low-noise jitter cleaner functionality while the second PLL (PLL2) performs the clock generation.
Learn more