AS4C64M16D1A-6BINTR

Name: Alliance Memory AS4C64M16D1A-6BINTR
Brand: Alliance Memory
SKU: 913-A4C64M16D1A6BINT
Price: 33.33 EUR
Availability: OutOfStock

Mouser No:

913-A4C64M16D1A6BINT

Mfr. No:

AS4C64M16D1A-6BINTR

Mfr.:

Alliance Memory

Description:

DRAM DDR1, 1G, 64M X 16, 2.5V, 60-BALL BGA, 166 MHZ, INDUSTRIAL TEMP - Tape & Reel

Datasheet:

AS4C64M16D1A-6BINTR Datasheet (PDF)

ECAD Model:

Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

More Information

Learn more about Alliance Memory AS4C64M16D1A-6BINTR

.hidden-for-nojs { display: none; } .pull-right-nojs { justify-content: flex-end; }

Product Attribute	Attribute Value	Select Attribute
Manufacturer:	Alliance Memory
Product Category:	DRAM
RoHS:
Type:	SDRAM - DDR
Memory Size:	1 Gbit
Data Bus Width:	16 bit
Maximum Clock Frequency:	166 MHz
Package/Case:	FBGA-60
Organisation:	64 M x 16
Access Time:	700 ps
Supply Voltage - Min:	2.3 V
Supply Voltage - Max:	2.7 V
Minimum Operating Temperature:	- 40 C
Maximum Operating Temperature:	+ 85 C
Series:	AS4C64M16D1A
Packaging:	Reel
Brand:	Alliance Memory
Moisture Sensitive:	Yes
Mounting Style:	SMD/SMT
Product Type:	DRAM
Factory Pack Quantity:	1000
Subcategory:	Memory & Data Storage
Supply Current - Max:	180 mA

Products found:

To show similar products, select at least one checkbox

Select at least one checkbox above to show similar products in this category.

Attributes selected: 0

Filter Document:

Datasheet

AS4C64M16D1A-6BINTR Datasheet (PDF)

Compliance Codes

USHTS:: 8542320032
ECCN:: EAR99

Origin Classifications

Country of Origin:: Taiwan
Assembly Country of Origin:: Taiwan
Country of Diffusion:: Taiwan

The country is subject to change at the time of shipment.

DDR1 Synchronous DRAM

Alliance Memory DDR1 Synchronous DRAM is a high-speed CMOS double data rate synchronous DRAM. It is internally configured with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising edges of CK and CK. Read and write accesses to the SDRAM are burst oriented. The Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command.