Microprocessors - MPU

Results: 12
Select Image Part #
 Mfr.
Description Datasheet Availability Pricing (EUR) Filter the results in the table by unit price based on your quantity.
Qty. RoHS ECAD Model Core
Number of Cores
Data Bus Width
Maximum Clock Frequency
Package/Case
L1 Cache Instruction Memory
L1 Cache Data Memory
Operating Supply Voltage
Series
Mounting Style
Minimum Operating Temperature
Maximum Operating Temperature
Packaging
NXP Semiconductors Microprocessors - MPU Layerscape 32-bit Arm Cortex-A7, Dual-core, 800MHz, 0 to 105C, Security enabled
Datasheet
84In Stock
Min.: 1
Mult.: 1

ARM Cortex A7 2 Core 32 bit 800 MHz FCPBGA-525 32 kB 32 kB 1 V LS1021A SMD/SMT 0 C + 105 C Tray
NXP Semiconductors Microprocessors - MPU Layerscape 32-bit Arm Cortex-A7, Dual-core, 800MHz, -40 to 105C, Security enabled
Datasheet
34In Stock
Min.: 1
Mult.: 1

ARM Cortex A7 2 Core 32 bit 800 MHz FCPBGA-525 32 kB 32 kB 1 V LS1021A SMD/SMT - 40 C + 105 C Tray
NXP Semiconductors Microprocessors - MPU Layerscape 32-bit Arm Cortex-A7, Dual-core, 1.2GHz, -40 to 105C, Security disabled
Datasheet
168In Stock
Min.: 1
Mult.: 1
ARM Cortex A7 2 Core 32 bit 1.2 GHz FCPBGA-525 32 kB 32 kB 1 V LS1021A SMD/SMT - 40 C + 105 C Tray
NXP Semiconductors Microprocessors - MPU Layerscape 32-bit Arm Cortex-A7, Dual-core, 1.0GHz, 0 to 105C, Security enabled
Datasheet
56In Stock
Min.: 1
Mult.: 1

ARM Cortex A7 2 Core 32 bit 1 GHz FCPBGA-525 32 kB 32 kB 1 V LS1021A SMD/SMT 0 C + 105 C Tray
NXP Semiconductors Microprocessors - MPU Layerscape 32-bit Arm Cortex-A7, Dual-core, 800MHz, -40 to 105C, Security disabled
Datasheet
29In Stock
Min.: 1
Mult.: 1

ARM Cortex A7 2 Core 32 bit 800 MHz FCPBGA-525 32 kB 32 kB 1 V LS1021A SMD/SMT - 40 C + 105 C Tray
NXP Semiconductors Microprocessors - MPU Layerscape 32-bit Arm Cortex-A7, Dual-core, 1.0GHz, -40 to 105C, Security enabled
Datasheet
168Expected 5/4/2026
Min.: 1
Mult.: 1

ARM Cortex A7 2 Core 32 bit 1 GHz FCPBGA-525 32 kB 32 kB 1 V LS1021A SMD/SMT - 40 C + 105 C Tray
NXP Semiconductors Microprocessors - MPU Layerscape 32-bit Arm Cortex-A7, Dual-core, 1.0GHz, 0 to 105C, Security enabled
Datasheet
Non-Stocked Lead-Time 18 Weeks
Min.: 1
Mult.: 1

ARM Cortex A7 2 Core 32 bit 1 GHz FCPBGA-525 32 kB 32 kB 1 V LS1020A SMD/SMT 0 C + 105 C Tray
NXP Semiconductors Microprocessors - MPU Layerscape 32-bit Arm Cortex-A7, Dual-core, 800MHz, 0 to 105C, Security disabled
Datasheet
Non-Stocked Lead-Time 26 Weeks
Min.: 1
Mult.: 1

ARM Cortex A7 2 Core 32 bit 800 MHz FCPBGA-525 32 kB 32 kB 1 V LS1021A SMD/SMT 0 C + 105 C Tray
NXP Semiconductors Microprocessors - MPU Layerscape 32-bit Arm Cortex-A7, Dual-core, 1.0GHz, 0 to 105C, Security disabled
Datasheet
Non-Stocked Lead-Time 26 Weeks
Min.: 1
Mult.: 1

ARM Cortex A7 2 Core 32 bit 1 GHz FCPBGA-525 32 kB 32 kB 1 V LS1021A SMD/SMT 0 C + 105 C Tray
NXP Semiconductors Microprocessors - MPU Layerscape 32-bit Arm Cortex-A7, Dual-core, 1.2GHz, -40 to 105C, Security enabled
Datasheet
Non-Stocked Lead-Time 26 Weeks
Min.: 1
Mult.: 1
ARM Cortex A7 2 Core 32 bit 1.2 GHz FCPBGA-525 32 kB 32 kB 1 V LS1021A SMD/SMT - 40 C + 105 C Tray
NXP Semiconductors Microprocessors - MPU QorIQ, 2xCPU 64-Bit Pwr Arch, 1.4GHz, DDR3L/4, PCIe, 1/10GbE, HW Accel, SEC, 0 to 105C, 19x19 pkg
Datasheet
Non-Stocked Lead-Time 26 Weeks
Min.: 84
Mult.: 84

e5500 2 Core 64 bit 1.4 GHz FCPBGA-525 32 kB 32 kB 1 V T1023 SMD/SMT 0 C + 105 C Tray
NXP Semiconductors Microprocessors - MPU QorIQ, 2xCPU 64-Bit Pwr Arch, 1.0GHz, DDR3L/4, PCIe, 1/10GbE, HW Accel, 0 to 105C, 23x23 pkg
Datasheet
Non-Stocked Lead-Time 26 Weeks
Min.: 1
Mult.: 1

e5500 2 Core 64 bit 1 GHz FCPBGA-780 32 kB 32 kB 1 V T1024 SMD/SMT 0 C + 105 C Tray