UCD7100APWPR

Texas Instruments
595-UCD7100APWPR
UCD7100APWPR

Mfr.:

Description:
Gate Drivers Digital Control Comp atible Single Low-S UCD7100APWP

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

Availability

Stock:
Non-Stocked
Factory Lead Time:
18 Weeks Estimated factory production time.
Minimum: 2000   Multiples: 2000
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:
This Product Ships FREE

Pricing (EUR)

Qty. Unit Price
Ext. Price
Full Reel (Order in multiples of 2000)
10,66 € 21.320,00 €

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Gate Drivers
RoHS:  
MOSFET Gate Drivers
Low-Side
SMD/SMT
HTSSOP-14
1 Driver
2 Output
4 A
4.25 V
14.5 V
Non-Inverting
10 ns
10 ns
- 40 C
+ 105 C
UCD7100
Reel
Brand: Texas Instruments
Features: Integrated programmable current sense, Digital output alerts MCU when current limit is reached
Input Voltage - Max: 16 V
Input Voltage - Min: - 1 V
Logic Type: CMOS, TTL
Moisture Sensitive: Yes
Operating Supply Current: 2.5 mA
Pd - Power Dissipation: 2.67 W
Product Type: Gate Drivers
Propagation Delay - Max: 20 ns
Shutdown: Shutdown
Factory Pack Quantity: 2000
Subcategory: PMIC - Power Management ICs
Technology: Si
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

USHTS:
8542390090
ECCN:
EAR99

UCD7100 Low-Side MOSFET Driver

Texas Instruments UCD7100 Low-Side MOSFET Driver is a digital control compatible driver for applications that use digital control technology that requires fast local peak current limit protection. The UCD7100 is a low-side ±4A high-current MOSFET gate driver. It allows the digital power controllers such as UCD9110 or UCD9501 to interface to the power stage in single-ended topologies. The Texas Instruments UCD7100 provides a cycle-by-cycle current limit function with a programmable threshold and a digital output current limit flag that the host controller can monitor. With a fast 25ns cycle-by-cycle current limit protection, the driver can turn off the power stage in the unlikely event that the digital system does not respond to a failure situation in time.