TMS320VC5509AZHH

595-S320VC5509AZHH
TMS320VC5509AZHH

Mfr.:

Description:
Digital Signal Processors & Controllers - DSP, DSC Fixed-Point DSP

Lifecycle:
Obsolete
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.
Mouser does not presently sell this product in your region.

Availability

Stock:

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Digital Signal Processors & Controllers - DSP, DSC
Delivery Restrictions:
 Mouser does not presently sell this product in your region.
RoHS:  
DSPs
C55x
200 MHz
BGA-179 Microstar
64 kB
128 kB
1.6 V
TMS320VC5509A
SMD/SMT
- 40 C
+ 85 C
Tray
Brand: Texas Instruments
Data Bus Width: 32 bit
Development Kit: TMDSDSK5509
I/O Voltage: 3.3 V
Instruction Type: Fixed Point
Moisture Sensitive: Yes
Product Type: DSP - Digital Signal Processors & Controllers
Factory Pack Quantity: 160
Subcategory: Embedded Processors & Controllers
Part # Aliases: C5509ZOOME1C2103DR VC55GPSZHH
Unit Weight: 337,800 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

Compliance Codes
TARIC:
8542319000
CNHTS:
8542319090
CAHTS:
8542310000
USHTS:
8542310035
JPHTS:
8542310335
KRHTS:
8542311000
MXHTS:
8542310399
ECCN:
3A991.a.2
Origin Classifications
Country of Origin:
Philippines
Assembly Country of Origin:
Not available
Country of Diffusion:
Not available
The country is subject to change at the time of shipment.

TMS320VC5509AZHH DSP

The Texas Instruments TM320VC5509AZHH fixed-point digital signal processor (DSP) is based on the TMS320C55x DSP generation CPU core. The TI TM320VC5509A achieves high performance and low power through increased parallelism and total focus on reduction in power dissipation. The CPU of the TI TM320VC5509AZHH DSP supports an internal bus structure that is composed of one program bus, three data read buses, two data write buses, and additional buses dedicated to peripheral and DMA activity.