TMS320VC5501ZZZ300

595-S320VC5501ZZZ300
TMS320VC5501ZZZ300

Mfr.:

Description:
Digital Signal Processors & Controllers - DSP, DSC Fixed-Pt Dig Signal Proc

Lifecycle:
Obsolete
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.
Mouser does not presently sell this product in your region.

Availability

Stock:

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Digital Signal Processors & Controllers - DSP, DSC
Delivery Restrictions:
 Mouser does not presently sell this product in your region.
RoHS:  
DSPs
C55x
1 Core
300 MHz
BGA-201 Microstar
32 kB
32 kB
16 kB
1.26 V
TMS320VC5501
TMS320
SMD/SMT
- 40 C
+ 85 C
Tray
Brand: Texas Instruments
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: PH
Data Bus Width: 32 bit
Data ROM Size: 32 kB
Instruction Type: Fixed Point
Moisture Sensitive: Yes
Number of I/Os: 8 I/O
Product Type: DSP - Digital Signal Processors & Controllers
Program Memory Type: Asynchronous SRAM, EPROM, Synchronous SDRAM, SBSRAM
Factory Pack Quantity: 126
Subcategory: Embedded Processors & Controllers
Unit Weight: 479,700 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

TARIC:
8542319000
CNHTS:
8542319090
CAHTS:
8542310000
USHTS:
8542310035
JPHTS:
8542310335
KRHTS:
8542311000
MXHTS:
8542310399
ECCN:
3A991.a.2

TMS320VC5501 Fixed-Point Digital Signal Processor

Texas Instruments TMS320VC5501 Fixed-Point Digital Signal Processor (DSP) is based on the TMS320C55x DSP generation CPU processor core. The Texas Instruments TMS320C55x DSP architecture achieves high performance and low power through increased parallelism and total focus on reduction in power dissipation. The CPU supports an internal bus structure that is composed of one program bus, three data read buses, two data write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to three data reads, and two data writes, in a single cycle. In parallel, the DMA controller can perform up to two data transfers per cycle independent of the CPU activity.