SN74LVC1G373DBVR

Texas Instruments
595-SN74LVC1G373DBVR
SN74LVC1G373DBVR

Mfr.:

Description:
Latches Sngl D Type Latch

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 3.354

Stock:
3.354
Can Dispatch Immediately
On Order:
5.480
Expected 2/27/2026
Factory Lead Time:
12
Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 3000)

Pricing (EUR)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
0,249 € 0,25 €
0,172 € 1,72 €
0,152 € 3,80 €
0,131 € 13,10 €
0,12 € 30,00 €
0,114 € 57,00 €
0,109 € 109,00 €
Full Reel (Order in multiples of 3000)
0,103 € 309,00 €
0,098 € 588,00 €
† A MouseReel™ fee of 5,00 € will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable.

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Latches
RoHS:  
Monostable Multivibrator
LVC
1 Circuit
1 Line
SOT-23-6
Non-Inverting
5.4 ns at 3.3 V, 4 ns at 5 V
10 uA
32 mA
- 32 mA
1.65 V
5.5 V
- 40 C
+ 125 C
Reel
Cut Tape
MouseReel
Brand: Texas Instruments
Mounting Style: SMD/SMT
Number of Channels: 1 Channel
Number of Input Lines: 1 Line
Product Type: Latches
Series: SN74LVC1G373
Factory Pack Quantity: 3000
Subcategory: Logic ICs
Unit Weight: 6,500 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

TARIC:
8542319000
CNHTS:
8542399000
CAHTS:
8542390000
USHTS:
8542390090
JPHTS:
8542390990
MXHTS:
8542310399
ECCN:
EAR99

SN74LVC1G37/SN74LVC1G37-Q1 Single D-Type Latches

Texas Instruments SN74LVC1G37/SN74LVC1G37-Q1 Single D-Type Latches are designed for 1.65V to 5.5V VCC operation. This device is particularly suitable for implementing I/O ports, buffer registers, working registers, and bidirectional bus drivers. The Q outputs follow the data (D) inputs while the latch-enable (LE) input is high. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.