SN74LV8T596PWR

Texas Instruments
595-SN74LV8T596PWR
SN74LV8T596PWR

Mfr.:

Description:
Counter Shift Registers Eight-bit voltage tr anslating shift reg

Lifecycle:
New Product:
New from this manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 2.980

Stock:
2.980 Can Dispatch Immediately
Factory Lead Time:
12 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 3000)

Pricing (EUR)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
0,80 € 0,80 €
0,577 € 5,77 €
0,519 € 12,98 €
0,458 € 45,80 €
0,427 € 106,75 €
0,409 € 204,50 €
0,395 € 395,00 €
Full Reel (Order in multiples of 3000)
0,379 € 1.137,00 €
0,359 € 2.154,00 €
† A MouseReel™ fee of 5,00 € will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable.

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Counter Shift Registers
RoHS:  
LV
Reel
Cut Tape
MouseReel
Brand: Texas Instruments
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: MY
Product Type: Counter Shift Registers
Series: SN74LV8T596
Factory Pack Quantity: 3000
Subcategory: Logic ICs
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

TARIC:
8542319000
USHTS:
8542390090
MXHTS:
8542399999
ECCN:
EAR99

SN74LV8T596/SN74LV8T596-Q1 8-Bit Shift Register

Texas Instruments SN74LV8T596/SN74LV8T596-Q1 8-Bit Serial-Load Shift Register contains an 8-bit, serial-in, parallel-out (SIPO) shift register that feeds an 8-bit D-type storage register. All inputs include Schmitt triggers, eliminating any erroneous data outputs due to slow-edged or noisy input signals. The storage register has parallel open-drain outputs. Separate clocks are provided for both the storage and shift register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and serial output (QH’) for cascading. When the output-enable (OE) input is high, the outputs are in a high-impedance state. The operation of the OE input does not impact the internal register data.