SN74AHCT273DGSR

Texas Instruments
595-SN74AHCT273DGSR
SN74AHCT273DGSR

Mfr.:

Description:
Flip-Flops Octal D-Type Flip-Fl ops With Clear

Lifecycle:
New Product:
New from this manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 3.992

Stock:
3.992 Can Dispatch Immediately
Factory Lead Time:
18 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 5000)

Pricing (EUR)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
1,27 € 1,27 €
0,781 € 7,81 €
0,656 € 16,40 €
0,498 € 49,80 €
0,431 € 107,75 €
0,378 € 189,00 €
0,34 € 340,00 €
Full Reel (Order in multiples of 5000)
0,291 € 1.455,00 €
0,253 € 2.530,00 €
† A MouseReel™ fee of 5,00 € will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable.

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Flip-Flops
RoHS:  
D-Type
AHC
8 Circuit
CMOS
VSSOP-20
CMOS
8.5 ns
- 8 mA
8 mA
4.5 V
5.5 V
SMD/SMT
- 40 C
+ 125 C
Reel
Cut Tape
MouseReel
Brand: Texas Instruments
Maximum Clock Frequency: 65 MHz
Number of Input Lines: 8 Line
Number of Output Lines: 8 Line
Product Type: Flip Flops
Series: SN74AHCT273
Factory Pack Quantity: 5000
Subcategory: Logic ICs
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

TARIC:
8542319000
USHTS:
8542390090
MXHTS:
8542399999
ECCN:
EAR99

SN74AHCT273/SN74AHCT273-Q1 Octal D-Type Flip-Flops

Texas Instruments SN74AHCT273/SN74AHCT273-Q1 Octal D-Type Flip-Flops include 8 positive-edge-triggered D-type flip-flops with a direct Clear (CLR) input. These devices are designed to store and synchronize digital data across eight channels. Each flip-flop has a dedicated data input (D) and output (Q), while all flip-flops share a common clock (CLK) and clear (CLR) signal. The outputs change state on the rising edge of the clock signal, provided the clear input is inactive (high). When the clear input is asserted (low), all outputs are asynchronously reset to low, regardless of the clock or data inputs. Typical applications include buffers and storage registers, servers, network switches, memory systems, databases, pattern generators, and shift registers.