SN74AHC74PW

595-SN74AHC74PW
SN74AHC74PW

Mfr.:

Description:
Flip-Flops Dual Pos-Edge-Trig D-Type Flip-Flop

Lifecycle:
End of Life:
Scheduled for obsolescence and will be discontinued by the manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 3.567

Stock:
3.567 Can Dispatch Immediately
Quantities greater than 3567 will be subject to minimum order requirements.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:

Pricing (EUR)

Qty. Unit Price
Ext. Price
0,851 € 0,85 €
0,611 € 6,11 €
0,49 € 12,25 €
0,464 € 41,76 €
0,452 € 122,04 €
0,433 € 233,82 €
0,402 € 434,16 €
0,393 € 1.591,65 €
0,383 € 3.067,83 €

Alternative Packaging

Mfr. Part No.:
Packaging:
Tube
Availability:
In Stock
Price:
1,41 €
Min:
1
Mfr. Part No.:
Packaging:
Reel, Cut Tape, MouseReel
Availability:
In Stock
Price:
0,40 €
Min:
1

Similar Product

Texas Instruments SN74AHC74PWR
Texas Instruments
Flip-Flops Dual w/Clear Preset A 595-SN74AHC74PW A A 595-SN74AHC74PW

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Flip-Flops
RoHS:  
D-Type Flip-Flop
AHC
2 Circuit
CMOS
TSSOP-14
CMOS
Inverting/Non-Inverting
15.4 ns
- 8 mA
8 mA
2 V
5.5 V
SMD/SMT
- 40 C
+ 125 C
Tube
Brand: Texas Instruments
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: MY
Number of Input Lines: 4
Number of Output Lines: 2 Line
Product Type: Flip Flops
Series: SN74AHC74
Factory Pack Quantity: 90
Subcategory: Logic ICs
Unit Weight: 57,200 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

TARIC:
8542399000
CNHTS:
8542399000
CAHTS:
8542390000
USHTS:
8542390090
JPHTS:
8542390990
MXHTS:
85423999
ECCN:
EAR99

SN74AHC74/SN74AHC74Q-Q1 D-Type Flip-Flops

Texas Instruments SN74AHC74/SN74AHC74Q-Q1 D-Type Flip-Flops are dual positive-edge-triggered devices. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs. This is done regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. The Texas Instruments SN74AHC74Q-Q1 devices are AEC-Q100 qualified for automotive applications.