LMK61E2-SIAR

Texas Instruments
595-LMK61E2-SIAR
LMK61E2-SIAR

Mfr.:

Description:
Clock Generators & Support Products 156.250-MHz +/-50 p pm ultra-low jitter A 595-LMK61E2-SIAT

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

Availability

Stock:
Non-Stocked
Factory Lead Time:
6 Weeks Estimated factory production time.
Minimum: 2500   Multiples: 2500
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:
This Product Ships FREE

Pricing (EUR)

Qty. Unit Price
Ext. Price
Full Reel (Order in multiples of 2500)
15,76 € 39.400,00 €

Alternative Packaging

Mfr. Part No.:
Packaging:
Reel, Cut Tape, MouseReel
Availability:
In Stock
Price:
27,41 €
Min:
1

Similar Product

Texas Instruments LMK61E2-SIAT
Texas Instruments
Clock Generators & Support Products 156.250-MHz +/-50 p pm ultra-low jitter A 595-LMK61E2-SIAR

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Clock Generators & Support Products
RoHS:  
LMK61E2
Reel
Brand: Texas Instruments
Moisture Sensitive: Yes
Product Type: Clock Generators
Factory Pack Quantity: 2500
Subcategory: Clock & Timer ICs
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

USHTS:
8542310030
ECCN:
EAR99

LMK61E2 Ultra-Low Jitter Programmable Oscillator

Texas Instruments LMK61E2 Ultra-Low Jitter Fully Programmable Oscillator is a PLLatinum™ programmable oscillator with a fractional-N frequency synthesizer. These include an integrated VCO that generates commonly used reference clocks. The outputs can be configured as LVPECL or LVDS or HCSL. The device features self-startup from on-chip EEPROM that is factory programmed to generate 156.25MHz LVPECL output. The device registers and EEPROM settings are fully programmable in-system via the I2C serial interface. Internal power conditioning provides excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The device provides fine and coarse frequency margining options via the I2C serial interface to support system design verification tests (DVT), such as standard compliance and system timing margin testing.