CAHCT273QWRKSRQ1

Texas Instruments
595-CAHCT273QWRKSRQ1
CAHCT273QWRKSRQ1

Mfr.:

Description:
Flip-Flops Automotive octal D-t ype flip-flops with

Lifecycle:
New Product:
New from this manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 2.100

Stock:
2.100 Can Dispatch Immediately
Factory Lead Time:
18 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 3000)

Pricing (EUR)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
0,679 € 0,68 €
0,48 € 4,80 €
0,432 € 10,80 €
0,378 € 37,80 €
0,353 € 88,25 €
0,338 € 169,00 €
0,31 € 310,00 €
Full Reel (Order in multiples of 3000)
0,302 € 906,00 €
0,294 € 1.764,00 €
† A MouseReel™ fee of 5,00 € will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable.

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Flip-Flops
RoHS:  
AHCT
Push Pull
VQFN-20
- 8 mA
8 mA
4.5 V
5.5 V
SMD/SMT
- 40 C
+ 125 C
Reel
Cut Tape
MouseReel
Brand: Texas Instruments
Maximum Clock Frequency: 300 MHz
Number of Input Lines: 8 Input
Number of Output Lines: 8 Output
Product Type: Flip Flops
Series: SN74AHCT273-Q1
Factory Pack Quantity: 3000
Subcategory: Logic ICs
Triggering Type: Positive Edge
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

TARIC:
8542319000
USHTS:
8542390090
ECCN:
EAR99

SN74AHCT273/SN74AHCT273-Q1 Octal D-Type Flip-Flops

Texas Instruments SN74AHCT273/SN74AHCT273-Q1 Octal D-Type Flip-Flops include 8 positive-edge-triggered D-type flip-flops with a direct Clear (CLR) input. These devices are designed to store and synchronize digital data across eight channels. Each flip-flop has a dedicated data input (D) and output (Q), while all flip-flops share a common clock (CLK) and clear (CLR) signal. The outputs change state on the rising edge of the clock signal, provided the clear input is inactive (high). When the clear input is asserted (low), all outputs are asynchronously reset to low, regardless of the clock or data inputs. Typical applications include buffers and storage registers, servers, network switches, memory systems, databases, pattern generators, and shift registers.