It appears you have JavaScript disabled within your browser. Some functions on this page will not work unless you log in.

See an Error?

LS1026AXN8Q1A

Name: NXP LS1026AXN8Q1A
Brand: NXP Semiconductors
SKU: 841-LS1026AXN8Q1A
Price: 81.66 EUR
Availability: OutOfStock

Images are for reference only
See Product Specifications

Mouser No:

841-LS1026AXN8Q1A

Mfr. No:

LS1026AXN8Q1A

Mfr.:

NXP Semiconductors

Description:

Microprocessors - MPU Layerscape 64-bit Arm Cortex-A72, Dual-core, 1.6GHz, -40 to 105C, Security disabled

Datasheet:

LS1026AXN8Q1A Datasheet (PDF)

ECAD Model:

Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

More Information

Learn more about NXP Semiconductors LS1026AXN8Q1A

Shipping Alert:

This product may require additional documentation to export from the United States.

Availability

Stock:: Non-Stocked

An unexpected error occurred. Please try again later.
Factory Lead Time:: 26 Weeks Estimated factory production time.

Long lead time reported on this product.

Enter Quantity:

Minimum: 60 Multiples: 60

Unit Price:

-,-- €

Ext. Price:

-,-- €

Est. Tariff:

This Product Ships FREE

Pricing (EUR)

Qty.	Unit Price	Ext. Price
	81,66 €	4.899,60 €

.hidden-for-nojs { display: none; } .pull-right-nojs { justify-content: flex-end; }

Product Attribute	Attribute Value	Select Attribute
Manufacturer:	NXP
Product Category:	Microprocessors - MPU
Delivery Restrictions:	This product may require additional documentation to export from the United States.
RoHS:
Core:	ARM Cortex A72
Number of Cores:	2 Core
Data Bus Width:	32 bit/64 bit
Maximum Clock Frequency:	1.6 GHz
Package/Case:	FCPBGA-780
L1 Cache Instruction Memory:	48 kB
L1 Cache Data Memory:	32 kB
Operating Supply Voltage:	1 V
Series:	LS1026A
Mounting Style:	SMD/SMT
Minimum Operating Temperature:	- 40 C
Maximum Operating Temperature:	+ 105 C
Packaging:	Tray
Brand:	NXP Semiconductors
Data RAM Size:	128 kB
Interface Type:	Ethernet, GPIO, I2C, SPI, UART, USB
L2 Cache Instruction / Data Memory:	2 MB
Memory Type:	DDR4 SDRAM
Number of Timers/Counters:	8 Timer
Processor Series:	QorIQ LS1026A
Product Type:	Microprocessors - MPU
Factory Pack Quantity:	60
Subcategory:	Microprocessors - MPU
Tradename:	QorIQ
Watchdog Timers:	Watchdog Timer
Part # Aliases:	935318881557
Unit Weight:	0,001 mg

Products found:

To show similar products, select at least one checkbox

Select at least one checkbox above to show similar products in this category.

Attributes selected: 0

Filter Document:

Datasheet

LS1026AXN8Q1A Datasheet (PDF)

TARIC:: 8542319000
CNHTS:: 8542319091
CAHTS:: 8542310000
USHTS:: 8542310045
MXHTS:: 8542310302
ECCN:: 3A991.a.1

QorIQ® Layerscape LS1026A/LS1046A Comm ICs

NXP QorIQ® Layerscape LS1026A/LS1046A Communications Processor ICs integrate dual and quad 64-bit Arm® Cortex®-A72 cores, respectively, with packet processing acceleration and high-speed peripherals. The i.MX LS1046 processors are part of NXP’s EdgeVerse™ edge computing platform. These devices are pin-compatible with LS1023A, LS1043A, and LS1088A SoC to provide performance scaling for 64-bit Arm, ranging from dual-A53 through octal-A53 to quad-A72 core processors. This is all done while maintaining hardware and software compatibility between devices. The LS1046A is a power-efficient, highly-integrated system-on-chip (SoC) design that extends the reach of the NXP value-performance line of QorIQ communications processors. Featuring power-efficient 64-bit Arm® Cortex®-A72 cores with ECC-protected L1 and L2 cache memories for high reliability, running up to 1.8 GHz. The LS1046A and LS1026A processors are perfectly suited for a range of embedded applications such as enterprise routers and switches, linecard controllers, network attached storage, security appliances, virtual customer premise equipment (vCPE), service providers gateways, and single board computers.

Layerscape Architecture

NXP Layerscape Architecture is the underlying system architecture of the QorIQ® LS series processors. The architecture enables next-generation networks with up to 100Gb/s performance and enhanced packet processing capabilities. Design effort is simplified with a standard, open programming model and a software-aware architecture framework. This design enables customers to fully exploit the underlying hardware for maximum optimization, with the capability to easily adapt to network changes for real-time soft control over the network. A uniform hardware and software model provides the compatibility and scalability required for designing end-to-end networking equipment from home-to carrier-class products. The core-agnostic architecture incorporates the optimum core for the given application: Arm® cores or Power Architecture® cores.