PCI11414C-I/PMX

Microchip Technology
579-PCI11414CIPMX
PCI11414C-I/PMX

Mfr.:

Description:
PCI Interface IC PCIe Switch, USB Host, Quad UART, Networking

Lifecycle:
New Product:
New from this manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 121

Stock:
121 Can Dispatch Immediately
Factory Lead Time:
7 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:

Pricing (EUR)

Qty. Unit Price
Ext. Price
26,28 € 26,28 €

Product Attribute Attribute Value Select Attribute
Microchip
Product Category: PCI Interface IC
Switch - PCIe
5 Lane
- 40 C
+ 85 C
SMD/SMT
VQFN-164
Tray
Brand: Microchip Technology
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: TW
Interface Type: GPIO, I2C, RS232, RS485, SPI
Moisture Sensitive: Yes
Product Type: PCI Interface IC
Factory Pack Quantity: 136
Subcategory: Interface ICs
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

TARIC:
8542399000
USHTS:
8542390090
MXHTS:
8542399999
ECCN:
4A994.J

PCI11414C Single-Chip PCIe Switches

Microchip Technology PCI11414C Single-Chip PCIe Switches integrate a USB 3.2 Gen 2 host controller, an Ethernet MAC, and programmable I/O. The Microchip PCI11414C features PCIe physical interfaces providing a 4‑lane (4×8GT/s) upstream port and a 1‑lane (1×8GT/s) downstream port, supporting maximum line rates of 8GT/s to meet growing demands for higher‑bandwidth PCIe subsystems in embedded applications. The upstream link can operate over one or multiple lanes to optimize system architecture, and the device includes a fully compliant PCIe implementation extending from the external PHY interfaces through the switch fabric and endpoint controllers. PCIe Precision Time Measurement (PTM), compliant with the PCI Express Base Specification R5.0 V1.0, enables accurate timing synchronization between components by determining the relationship between local device clocks and a shared PTM Master Time domain.