ADIN1100CCPZ-R7

Analog Devices
584-ADIN1100CCPZ-R7
ADIN1100CCPZ-R7

Mfr.:

Description:
Ethernet ICs 10BASE-T1L PHY with 4 MDI

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 513

Stock:
513 Can Dispatch Immediately
Factory Lead Time:
10 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 750)

Pricing (EUR)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
10,37 € 10,37 €
8,06 € 80,60 €
7,69 € 192,25 €
6,67 € 667,00 €
6,37 € 1.592,50 €
Full Reel (Order in multiples of 750)
6,37 € 4.777,50 €
† A MouseReel™ fee of 5,00 € will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable.

Alternative Packaging

Mfr. Part No.:
Packaging:
Tray
Availability:
In Stock
Price:
10,38 €
Min:
1

Product Attribute Attribute Value Select Attribute
Analog Devices Inc.
Product Category: Ethernet ICs
RoHS:  
SMD/SMT
LFCSP-40
Ethernet PHYs
10BASE-T1L
1 Transceiver
10 Mb/s
2-Wire
1.71 V
3.46 V
- 40 C
+ 105 C
Reel
Cut Tape
MouseReel
Brand: Analog Devices
Development Kit: EVAL-ADIN1100EBZ
Duplex: Full Duplex
Moisture Sensitive: Yes
Product Type: Ethernet ICs
Factory Pack Quantity: 750
Subcategory: Communication & Networking ICs
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

CNHTS:
8542399000
CAHTS:
8542390000
USHTS:
8542390090
MXHTS:
8542399999
ECCN:
EAR99

ADIN1100 10BASE-T1L Ethernet PHY

Analog Devices Inc. ADIN1100 10BASE-T1L Ethernet PHY is a robust, industrial, low-power 10BASE-T1L Ethernet PHY designed for industrial applications compliant with the IEEE 802.3cg Ethernet standard for long-reach 10Mb/s single pair ethernet. The ADI ADIN1100 10BASE-T1L Ethernet PHY integrates an Ethernet PHY core with all the associated analog circuitry, input and output clock buffering. Additionally, the management interface control register and subsystem registers and the MAC interface and control logic to manage the reset and clock control and pin configuration are also integrated.