AS4C1M16S-7TCNTR

Alliance Memory
913-AS4C1M16S-7TCNTR
AS4C1M16S-7TCNTR

Mfr.:

Description:
DRAM 16Mb, 3.3V, 143Mhz 1M x 16 SDRAM

Datasheet:
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.
More Information
Learn more about Alliance Memory AS4C1M16S-7TCNTR

Availability

Stock:
Non-Stocked
Factory Lead Time:
12 Weeks Estimated factory production time.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 1000)

Pricing (EUR)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™ †
3,63 € 3,63 €
3,39 € 33,90 €
3,29 € 82,25 €
3,22 € 161,00 €
3,14 € 314,00 €
2,98 € 745,00 €
2,97 € 1.485,00 €
Full Reel (Order in multiples of 1000)
2,86 € 2.860,00 €
† A MouseReel™ fee of 5,00 € will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable. ↩

Product Attribute Attribute Value Select Attribute
Alliance Memory
Product Category: DRAM
RoHS:  
SDRAM
16 Mbit
16 bit
143 MHz
TSOP-II-50
1 M x 16
5.4 ns
3 V
3.6 V
0 C
+ 70 C
AS4C1M16S-7
Reel
Cut Tape
MouseReel
Brand: Alliance Memory
Moisture Sensitive: Yes
Mounting Style: SMD/SMT
Product Type: DRAM
Factory Pack Quantity: 1000
Subcategory: Memory & Data Storage
Supply Current - Max: 70 mA
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

Datasheet

Compliance Codes
CNHTS:
8542319090
USHTS:
8542320002
JPHTS:
854232021
KRHTS:
8542321010
MXHTS:
8542320201
ECCN:
EAR99
Origin Classifications
Country of Origin:
Taiwan
Assembly Country of Origin:
Taiwan
Country of Diffusion:
Taiwan
The country is subject to change at the time of shipment.

AS4C SDRAM

Alliance Memory AS4C SDRAM is high-speed CMOS synchronous DRAM containing 64Mbits, 128Mbits, or 256Mbits. They are internally configured as 4 banks of 1M, 2M, or 4M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented, accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command, which is then followed by a Read or Write command.

An unexpected error has occurred.


Have a question? Please visit the Help Centre.
For questions about a specific order, please log in to your account.

If you encounter further problems, please contact us on 800-346-6873 or email help@mouser.com.