AS4C128M8D3LB-12BCN

Alliance Memory
913-A4C1288D3LB12BCN
AS4C128M8D3LB-12BCN

Mfr.:

Description:
DRAM DDR3, 1G, 128M x 8, 1.35V, 78-ball BGA, 800MHz, (B die), Commercial Temp - Tray

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 29

Stock:
29 Can Dispatch Immediately
Factory Lead Time:
8 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:

Pricing (EUR)

Qty. Unit Price
Ext. Price
7,35 € 7,35 €
6,83 € 68,30 €
6,62 € 165,50 €
6,47 € 323,50 €
6,31 € 631,00 €
6,11 € 1.478,62 €
5,95 € 2.879,80 €
5,91 € 5.720,88 €
2.662 Quote

Product Attribute Attribute Value Select Attribute
Alliance Memory
Product Category: DRAM
RoHS:  
SDRAM - DDR3L
1 Gbit
8 bit
800 MHz
FBGA-78
128 M x 8
225 ps
1.283 V
1.45 V
0 C
+ 95 C
AS4C128M8D3LB
Tray
Brand: Alliance Memory
Moisture Sensitive: Yes
Mounting Style: SMD/SMT
Product Type: DRAM
Factory Pack Quantity: 242
Subcategory: Memory & Data Storage
Supply Current - Max: 72 mA
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

CAHTS:
8542320020
USHTS:
8542320032
MXHTS:
8542320201
ECCN:
EAR99

DDR3 Synchronous DRAM

Alliance Memory DDR3 Synchronous DRAM (SDRAM) achieves high-speed double-data-rate transfer rates of up to 1600Mb/sec/pin for general applications. The chip is designed to comply with all key DDR3 DRAM key features, and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK# falling). All I/Os are synchronized with differential DQS pairs in a source synchronous fashion. These Alliance Memory devices operate with a single 1.5V ± 0.075V power supply and are available in BGA packages.

DDR3L SDRAM

Alliance Memory DDR3L SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an 8n-prefetch architecture with an interface that transfers two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single 8n-bit-wide, four-clock-cycle data transfer at the internal DRAM core and eight corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pins. Alliance Memory DDR3L SDRAM is available in various package sizes.